The efficiency of PCB routing is determined by the quality of the placement of electronic components on the board. The placement of the two-port elements under the BGA-component, although being a local task, is labor-intensive. This paper describes the technique of arranging the decoupling capacitors under the BGA component, including determining the position of the capacitor relative to the matrix pins, positioning and orientation of the capacitor near the equipotential pin of the chip and the sequence of capacitors placement. Formulas that allow estimating the possibility or impossibility of placing the two-port element in a specific position are given. The technique is currently being implemented in the domestic CAD system TopoR.
Placement of the decoupling capacitors under the BGA component
2018
Aufsatz (Zeitschrift)
Elektronische Ressource
Unbekannt
Metadata by DOAJ is licensed under CC BY-SA 1.0
A study on the effect of DC-link decoupling capacitors
IEEE | 2017
|Europäisches Patentamt | 2024
|Europäisches Patentamt | 2024
|Recent advances on multi-component hybrid nanostructures for electrochemical capacitors
Online Contents | 2015
|British Library Online Contents | 2009
|