An interlocking data safe conversion method for formal verification and a translator. Two translators with same functions are developed by adopting different programming methods and programming languages. An input file of each of the translators at least comprises an interlocking information table in interlocking data, a device interface information table, a station yard description data and interlocking Boolean logic data. Consistency of output files of the two translators is compared to realize detection process failure.
INTERLOCKING DATA SAFE CONVERSION METHOD FOR FORMAL VERIFICATION AND TRANSLATOR
04.07.2024
Patent
Elektronische Ressource
Englisch
SAFE INTERLOCKING DATA CONVERSION METHOD FOR FORMAL VERIFICATION AND TRANSLATOR
Europäisches Patentamt | 2023
|Formal Methods for Industrial Interlocking Verification
IEEE | 2018
|Interlocking Formal Verification at Alstom Signalling
British Library Conference Proceedings | 2019
|Principles of formal verification of interlocking software
Tema Archiv | 2007
|Comparing Formal Verification Approaches of Interlocking Systems
British Library Conference Proceedings | 2016
|