This paper presents a novel control scheme for symmetric seven level Multi-Level DC link Inverter (MLDCL) as fed to RL load with reduced carrier strategy. The design of 7L-MLDCL can be done by taking three equal DC sources (assume PV with Boost converters) as level generator side and output phase voltage is taken at polarity generator side. All the traditional MLI like CHB, DCMLI, FCMLIs for generating ‘m’ level output, takes the switch count around 2(m-1) but the proposed inverter can reduce the switch count as (m+3). In reduced device count (RDC) MLIs, switch count reduction is one of important factor in the mean of each switch generally requires gate driver circuit, protection circuit and heat sink. The Simulation results of proposed inverter are validated through MATLAB/Simulink environment.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A Novel Control Scheme for Symmetric Seven Level Reduced Device Count Multi-Level DC Link (MLDCL) Inverter


    Beteiligte:
    Kumar, Kasoju Bharath (Autor:in) / Bhanuchandar, A (Autor:in) / Mahesh, C (Autor:in)


    Erscheinungsdatum :

    21.01.2021


    Format / Umfang :

    720228 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    A New 13-Level Switched-Capacitor Inverter with Reduced Device Count

    Jena, Kasinath / Panigrahi, Chinmoy Kumar / Gupta, Krishna Kumar | Online Contents | 2021


    Switched-Capacitor Multi-Input Seven-Level Inverter for HFAC Applications

    Dash, Patriot Sher / Das, Shyama Prasad | IEEE | 2022



    New multi-level inverter topology with reduced number of switches

    Singh, Varsha / Babu, Gubbala V V Rajendra / Singh, V. P. | IEEE | 2017


    MULTI-LEVEL MULTI-FUNCTION INVERTER

    NAMUDURI CHANDRA S / ALVI MUHAMMAD HUSSAIN / PRASAD RASHMI et al. | Europäisches Patentamt | 2025

    Freier Zugriff