High speed, low power, area efficient adders continue to play a key role in hardware implementations of digital signal processing applications. Adders based on Complimentary Pass Transistor Logic (CPL) are power and area efficient, but are slower compared to Square Root Carry Select (SQRT-CS) based adders. This paper proposes a unique custom adder design in 250-nm CMOS technology, which is based on a combination of CPL and CS logic to obtain a fast and power/area efficient adder design. A 16 bit CPL/CS adder is presented which is faster compared to the standard SQRT-CS adder while significantly reducing the power and area.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Low-power and high speed CPL-CSA adder


    Beteiligte:


    Erscheinungsdatum :

    01.06.2014


    Format / Umfang :

    1179313 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    A high speed optoelectronic adder

    Shu, C. / She, T.C. / Tam, K.C. | IEEE | 1994


    Adder power for research

    Engineering Index Backfile | 1952


    Low power high performance carry select adder

    Natarajan, P. B / Ghosh, Samit Kumar / Karthik, R. | IEEE | 2017