A unique idea based on mixed-logic design for line decoder is designed by connecting transmission gate logic, pass transistor dual-value logic and static CMOS. Conventional techniques use static CMOS circuit to implement the design. However the power dissipation is observed to be high and the primary reason behind rise in power is due to increase in number of transistors. Here the proposed design uses mixed logic technique and GDI logic to build decoder which significantly decreases the transistor's count that results in low power consumption. Compared with mixed logic the GDI gives better result in power consumption and also delay reduction. Both normal and an inverting decoder designs are implemented. The proposed decoder can operate at low supply voltage and it finds its space in low power applications. Experimental results reveal that the proposed circuits present a significant improvement in terms of power, delay and transistor count and it outperforms the conventional CMOS based design.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design of Low Power, Area Efficient 2–4 Mixed Logic Line Decoder


    Beteiligte:
    Meena, S. (Autor:in) / Jacob, J.Augustin (Autor:in) / Poornalakshmi, M. (Autor:in) / Preyanga, S. (Autor:in)


    Erscheinungsdatum :

    01.03.2018


    Format / Umfang :

    6345009 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    11-Line to 512-line decoder

    Miller, W. N. | NTRS | 1980


    Controller area network decoder (CAN-D)

    VERMA KIREN E / BRIDGES ROBERT A / HOLLIFIELD SAMUEL C | Europäisches Patentamt | 2023

    Freier Zugriff

    CONTROLLER AREA NETWORK DECODER (CAN-D)

    VERMA KIREN E / BRIDGES ROBERT A / HOLLIFIELD SAMUEL C | Europäisches Patentamt | 2021

    Freier Zugriff

    Bandwidth and power efficient satellite TDMA demodulator and decoder

    AMES, STEPHEN / MONTE, PAUL / HOEBER, CHRISTOPHER et al. | AIAA | 1988


    An Efficient Design Methodology of High-speed LDPC decoder

    Lim, B.-S. / Kim, M.-H. / Park, T.-D. et al. | British Library Conference Proceedings | 2012