This paper presents the technique and results of Single Event Upsets fault injection in the configuration bit-stream of SRAM-based FPGAs through partial reconfiguration of configuration frames. The Xilinx Virtex5 LX50 is used in the experiments. The Single Event Upset controller macro is used injecting faults to random locations of the FPGA bit-stream. The effects were studied on a design consisting of 4 embedded processor systems implemented in the FPGA. MATLAB is used for developing the external fault injection control environment.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Evaluation of SRAM based FPGA performance by simulating SEU through fault injection


    Beteiligte:


    Erscheinungsdatum :

    01.06.2013


    Format / Umfang :

    679100 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Multiple Fault Injection Platform for SRAM-Based FPGA Based on Ground-Level Radiation Experiments

    Tonfat, Jorge / Tarrillo, Jimmy / Tambara, Lucas et al. | Springer Verlag | 2016


    Evaluating SEU effects in SRAM-based FPGA with bit-by-bit upset fault injection

    Ningfang, S. / Jiaomei, Q. / Xiong, P. et al. | British Library Online Contents | 2012


    Multilevel fault tolerance reinforcement satellite information processing system based on SRAM FPGA

    WANG SHAOJUN / MA NING / CUI XIUHAI et al. | Europäisches Patentamt | 2015

    Freier Zugriff

    A Fault Injection technique oriented to SRAM-FPGAs

    Guzmán-Miranda, H. / Barrientos-Rojas, J. / Aguirre, M. A. | Springer Verlag | 2016


    SEU mitigation strategies for SRAM-based FPGA

    Luo, Pei / Zhang, Jian | SPIE | 2011