This paper describes a method for developing Radiation Hardened by Design (RHBD) multicore processor Integrated Circuits (ICs) that meet specific single-event error rate targets in space environments with minimal impacts on power, area, and speed.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A method for efficient Radiation Hardening of multicore processors


    Beteiligte:
    Ballast, Jon (Autor:in) / Amort, Tony (Autor:in) / Cabanas-Holmen, Manuel (Autor:in) / Cannon, Ethan H. (Autor:in) / Brees, Roger (Autor:in) / Neathery, Charles (Autor:in) / Fischer, Steve (Autor:in) / Snapp, Warren (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    01.03.2015


    Format / Umfang :

    1468633 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Compiler extensions towards reliable multicore processors

    Nezzari, Y. / Bridges, C. P. | IEEE | 2017


    Multicore processors deliver more buying options

    British Library Online Contents | 2007


    Dynamic interference quantification for multicore processors

    Uhrig, Sascha / Freitag, Johannes | IEEE | 2017


    Realizing Energy-Efficient MultiCore Processors by Utilizing Speculative Thread-Level Parallelism

    Sato, T. / Tanaka, Y. / Sato, H. et al. | British Library Online Contents | 2007


    Limitations of interference analyses on multicore processors

    Mutuel, Laurence / Jean, Xavier / Soulat, Romain | IEEE | 2017