Inner product is an important operation in image processing applications dealing with discrete orthogonal transforms (DOTs). In this paper, a novel power efficient architecture for the computation of inner product is proposed, along with an analysis of the dynamic power consumption of the proposed algorithm. A comparison is made with the conventional distributed arithmetic (DA) approach for computing the inner product. The proposed architecture has been tested and implemented on the Xilinx Virtex-E FPGA. Results obtained have shown that, the total power consumption and the number of LUT required to implement the design of the proposed algorithm is reduced by 51% and 77% respectively in comparison with the conventional DA approach.
An area efficient low power inner product computation for discrete orthogonal transforms
IEEE International Conference on Image Processing 2005 ; 3 ; III-1024
01.01.2005
161558 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
An Area Efficient Low Power Inner Product Computation for Discrete Orthogonal Transforms
British Library Conference Proceedings | 2005
|British Library Online Contents | 2011
|Generating Pseudostochastic Basis Functions for Discrete Orthogonal Transforms
British Library Online Contents | 2001
|Arithmetic methods in the theory of discrete orthogonal transforms
British Library Conference Proceedings | 1994
|On the Parametrization of Fast Algorithms of Discrete Orthogonal Transforms
British Library Online Contents | 1996
|