This paper presents a comparison of two identical gallium nitride (GaN) cascode transistors with different TO-220 packaging configurations. The transistors were analyzed using a precision frequency domain impedance analyzer; and lumped, per-terminal estimates were developed for the parasitic package inductance of each device. It was found that the devices have different per-terminal lead inductances, despite the fact that the dies are manufactured using similar processes. To assess the impact of the different package configurations, the devices were subjected to double pulse tests (DPT), and switching loss measurements were taken. The devices were also modeled using SaberRD (Synopsys) and simulated in the same DPT experimentally implemented. The results show good agreement between the models' predicted behavior and measured behavior. These validated models can be used to further predict the impact of each parasitic inductance on the device's transient performance. This is particularly essential for GaN-based power electronics, where the parasitic inductance can significantly affect device performance and reliability.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Effects of parasitic inductance on performance of 600-V GaN devices


    Beteiligte:
    Sellers, Andrew J. (Autor:in) / Tine, Cheikh (Autor:in) / Kini, Roshan L. (Autor:in) / Hontz, Michael R. (Autor:in) / Khanna, Raghav (Autor:in) / Lemmon, Andrew N. (Autor:in) / Shahabi, Ali (Autor:in) / New, Christopher (Autor:in)


    Erscheinungsdatum :

    01.08.2017


    Format / Umfang :

    1420007 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    REDUCTION OF PACKAGING PARASITIC INDUCTANCE IN POWER MODULES

    XU ZHUXIAN / LEI GUANGYIN / ALTUNYURT NEVIN et al. | Europäisches Patentamt | 2019

    Freier Zugriff

    Reduction of packaging parasitic inductance in power modules

    XU ZHUXIAN / LEI GUANGYIN / ALTUNYURT NEVIN et al. | Europäisches Patentamt | 2020

    Freier Zugriff

    POWER MODULE AND INVERTER MODULE DESIGN TO MINIMIZE PARASITIC INDUCTANCE AND OPTIMIZE THERMAL PERFORMANCE

    LUO YILUN / ALVI MUHAMMAD HUSSAIN / KIM JUNGHOON et al. | Europäisches Patentamt | 2024

    Freier Zugriff

    Inductance of automotive electromagnetic devices

    Silvus,H.S. / White,R.E. / Southwest Research Inst.,San Antonio,US | Kraftfahrwesen | 2002


    LOW PARASITIC EQUIVALENT SERIES L-INDUCTANCE (ESL) SYMMETRIC DIRECT CURRENT (DC) LINK CAPACITOR

    KIM JUNGHOON / ALVI MUHAMMAD HUSSAIN / PRASAD RASHMI et al. | Europäisches Patentamt | 2024

    Freier Zugriff