Commercially off the shelf (COTS) available reconfigurable architectures are becoming popular for applications where high dependability, performance and low costs are mandatory constraints such as space applications. We present a unique SEE (single event effect) mitigation technique based upon temporal data sampling and weighted voting for synchronous circuits and configuration bit storage for reconfigurable architectures. The design technique addresses both conventional static SEUs (single event upsets) and SETs (single event transients) induced errors which result in data loss for reconfigurable architectures in space. The design technique not only eliminates all the single event upsets and single event transients but eliminates all double event upset as well.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design of a novel soft error mitigation technique for reconfigurable architectures


    Beteiligte:
    Baloch, S. (Autor:in) / Arslan, T. (Autor:in) / Stoica, A. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    01.01.2006


    Format / Umfang :

    355597 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Soft Error Mitigation in Soft-Core Processors

    Martínez-Álvarez, Antonio / Cuenca-Asensi, Sergio / Restrepo-Calle, Felipe | Springer Verlag | 2016


    Distributed Reconfigurable Avionics Architectures

    Strunk, E. / IEEE / AIAA | British Library Conference Proceedings | 2004



    Distributed reconfigurable avionics architectures

    Strunk, E.A. / Knight, J.C. / Aiello, M.A. | IEEE | 2004


    SEU mitigation for reconfigurable FPGAs

    Czajkowski, D.R. / Samudrala, P.K. / Pagey, M.P. | IEEE | 2006