The development of multichannel demultiplexer/demodulator is described in which the aim is to optimize bandwidth and hardware efficiency. Attention is given to the simulation and performance analysis of the proposed architectures for the demultiplexer and the demodulator. The project is presently in the test phase, and it is suggested that the present results demonstrate the feasibility and efficiency of incorporating on-board processing in commercial communications satellites.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    A multi-channel demultiplexer/demodulator architecture, simulation and implementation


    Beteiligte:
    Cangiane, P. (Autor:in) / Courtois, H. A. (Autor:in) / Lee, D. D. (Autor:in) / Sherry, M. A. (Autor:in) / Spencer, M. E. (Autor:in)

    Kongress:

    AIAA International Communication Satellite Systems Conference and Exhibit ; 1992 ; Washington, DC, United States


    Erscheinungsdatum :

    01.01.1992


    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Keine Angabe


    Sprache :

    Englisch





    Multi-channel demultiplexer/demodulator

    Cangiane, P. / Caso, G. / Courtois, H. et al. | AIAA | 1994


    Multi-Channell Demultiplexer/Demodulator

    Cangiane, P. / Caso, G. / Courtois, H. et al. | British Library Conference Proceedings | 1994


    A flexible on-board demultiplexer/demodulator

    CAMPANELLA, S. / SAYEGH, SOHEIL | AIAA | 1988