The use of COTS FPGAs as deployment platform of microprocessor based systems represents an attractive alternative on aerospace applications, because their programmability, performance and cost-effectiveness. However, traditional hardening has a remarkable impact on resources and performance that limits their applicability. Selective hardening, that is protecting only the design’s most error-sensitive parts, reduces significantly overheads keeping a reasonable reliability at the same time. This chapter describes and illustrates, with experimental results, this method and presents a hybrid strategy, called co-hardening, to leverage the benefits of adopting selective hardening on both hardware and software.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Reducing Implicit Overheads of Soft Error Mitigation Techniques Using Selective Hardening


    Beteiligte:


    Erscheinungsdatum :

    01.01.2016


    Format / Umfang :

    20 pages




    Medientyp :

    Aufsatz/Kapitel (Buch)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    FEATURES - Increasing overheads?

    Online Contents | 2000


    Overheads and upwards

    Online Contents | 1997



    Keeping track of the overheads

    Jabez, A. | British Library Online Contents | 1996


    Soft Error Mitigation in Soft-Core Processors

    Martínez-Álvarez, Antonio / Cuenca-Asensi, Sergio / Restrepo-Calle, Felipe | Springer Verlag | 2016