As microprocessors are increasingly used in safety-critical applications, there is a growing demand for effective fault-tolerance techniques that can mitigate the effects of soft errors while reducing intrusiveness and minimizing the impact on performance and power consumption. To this purpose, approaches that are based on monitoring the microprocessor operation through an external interface in a non-intrusive manner have recently been proposed. In this paper we focus on the use of the trace interface for on-line monitoring. This interface provides detailed information about the instructions executed by the processor and can be reused to support error detection and correction in several ways, including multi-processors in hardware redundancy, time redundancy and control-flow checking.
Fault-Tolerance Techniques for Soft-Core Processors Using the Trace Interface
FPGAs and Parallel Architectures for Aerospace Applications ; Kapitel : 19 ; 293-306
01.01.2016
14 pages
Aufsatz/Kapitel (Buch)
Elektronische Ressource
Englisch
Fault tolerance techniques for avionics wavefront array processors
Tema Archiv | 1990
|Soft Error Mitigation in Soft-Core Processors
Springer Verlag | 2016
|Intelligent Fault‐Tolerance Techniques
Wiley | 2017
|Software Fault‐Tolerance Techniques
Wiley | 2017
|