Very large scale integrated (VLSI) circuits used in the space and nuclear industry are continuously subjected to ion radiation. As the limits of VLSI technology are pushed towards sub-micron levels in order to achieve higher levels of integration, devices become more vulnerable to radiation induced errors. These radiation induced errors can lead to system failure, particularly if they affect the memory portion of vital subsystems, such as state machine controllers. This paper explores the use of classical fault-tolerant state machine architectures based on hardware and information redundancy to design radiation-immune controllers. Those architectures particularly suitable for VLSI-implementation using ordinary low power CMOS technology are identified, with the primary objective of correcting single flip-flop errors. Each architecture was implemented on a set of benchmark sequential circuits and evaluated in terms of circuit-size and maximum path-delay. The best overall architectures, 'SEU-I TMR' and 'Modified Explicit EC', used a nonredundant excitation circuit and redundant flip-flops, followed by error correction circuitry to tolerate single flip-flop errors.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A comparison of fault-tolerant state machine architectures for space-borne electronics


    Weitere Titelangaben:

    Ein Vergleich fehlertoleranter Controller-Architekturen für Mikroelektronnik-Anwendungen in der Raumfahrt


    Beteiligte:
    Niranjan, S. (Autor:in) / Frenzel, J.F. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1996


    Format / Umfang :

    5 Seiten, 17 Quellen




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    Fault tolerant architectures for integrated aircraft electronics systems, task 2

    Levitt, K. N. / Melliar-Smith, P. M. / Schwartz, R. L. | NTRS | 1984


    Fault-tolerant and self-testable architectures for zero failure electronics

    Richardson, A. / Betts, W. R. / Institution of Electrical Engineers et al. | British Library Conference Proceedings | 1997


    Fault-tolerant and self-testable architectures for zero failure electronics

    Richardson,A. / Sharif,E. / Betts,W.R. et al. | Kraftfahrwesen | 1997



    Fault tolerant EHA architectures

    Sadeghi, T. / Lyons, A. | IEEE | 1992