For deeply modeling and verification of feedback asynchronous and synchronous circuitry it is essential to partition the circuitry into sub-structures. For this, many graph-theoretical approaches for VLSI partitioning are investigated. In this paper, we present a novel partitioning approach based on pin-types. We state the underlying data structure to classify a pin as input, output, state, feed, cycle and iter, respectively. The employed data structure provides the matrix representation in different normal forms. We show the unique partitioning of a given circuit structure considered as a directed graph (network) into its regular and singular parts. Additionally, we upgrade the low level partitioning technique to a high level abstraction and state our formalism for functionally stable and unique parallel composition and decomposition of network under balance (NUB).


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Pin-Type Based VLSI Partitioning


    Beteiligte:

    Kongress:

    AmE 2014 – Automotive meets Electronics - Beiträge der 5. GMM-Fachtagung ; 2014 ; Dortmund, Deutschland


    Erscheinungsdatum :

    01.01.2014


    Format / Umfang :

    6 pages


    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    A Genetic Algorithm Hardware Accelerator for VLSI Circuit Partitioning

    Areibi, S. / Moussa, M. / Koonar, G. | British Library Online Contents | 2005


    VLSI-Chip Tester

    Deutsch, Leslie J. / Olson, Erlend M. | NTRS | 1987


    Parallel VLSI Architecture

    Truong, T. K. / Reed, I. / Yeh, C. et al. | NTRS | 1985



    VLSI/VHSI device technology

    Buss, D.D. | Tema Archiv | 1979