Binary translation (BT) is the process of converting executable binary from one instruction set architecture (ISA) to another. Accelerated binary translation (XBT) refers to BT using FPGA for hardware acceleration and feeding the target processor at-speed. This work proposes a reconfigurable pipelined structure built on FPGA that performs XBT on different ISAs. An XBT system that translates MIPS to RISC-V is implemented and tested on the Xilinx Zynq platform. Results of several benchmarks show obvious speedup of approximately 48 times compared to an equivalent software approach.
XBT: FPGA Accelerated Binary Translation
16.08.2021
1077176 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
An FPGA-Accelerated Design for Deep Learning Pedestrian Detection in Self-Driving Vehicles
ArXiv | 2018
|