In this paper, a pulse width amplitude modulation multiplication scheme, that uses a novel flipped voltage follower (FVF) based current switch is presented. Simulations performed in Hspice with the standard AMI 0.5μm CMOS process shows a system with dynamic range of ±140 mV for both input signals with a maximum gain error of 1.1%. The circuit works with VDD = 3 V and a power consumption of 2.2 mW. The multiplier has a bandwidth of 16 kHz.
Pulse Width Amplitude Modulation Based CMOS Multiplier
01.09.2010
225025 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Pulse-width modulation multiplier Patent
NTRS | 1970
|Linear Voltage Pulse-Width/Amplitude Converter
NTIS | 1970
|Digital Pulse-Width-Modulation Circuit
Online Contents | 1995
Digital Pulse-Width-Modulation Circuit
NTRS | 1995
|