Under the assumption of negligible quantization error effect and no noise, a nonuniform sampling first-order digital phase-locked loop (DPLL) is analyzed by a graphical method which displays limit cycles and the cycle slipping phenomenon. The analysis suggests an upper bound to the model gain and, consequently, to the pull-in range. Moreover, this method enables one to obtain a closed-form expression of the acquisition time, accurate enough for the cases of practical interest.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Graphical Analysis of a Digital Phase-Locked Loop


    Beteiligte:
    Russo, F. (Autor:in)


    Erscheinungsdatum :

    01.01.1979


    Format / Umfang :

    1290071 byte




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    All digital phase-locked loop

    Jurgo, Marijan | BASE | 2013

    Freier Zugriff


    The design of an all digital phase-locked loop

    Melester,M.T. / Electrospace Systems,Signa Processing Division,Richardson,Texas,US | Kraftfahrwesen | 1988


    Phase Locked Servo Loop Circuit

    S. A. Miller | NTIS | 1973