It is described the difficulties faced in model-based verification of automotive ECUs (Electronic Control Units). Upcoming standards and new tools are applied to approach new solutions. The system heterogeneity is dealt with by abstracting and creating discrete-time representations, thus handling verification tasks of the complete system in its operating environment. A case study reflects the benefits, in terms of performance and flexibility, enabled by the description language, and achieved by a corresponding abstraction. It is shown that abstraction in modeling with SystemC/SystemC-AMS can bring significant results in the verification process of complete heterogeneous systems. This was reflected on an automotive ECU, which faces several strict requirements, and complexity issues. The presented work opens the door for an improved verification environment, which will enable in-depth analysis on complete ECUs, together with their context of operation.
New methods for system-level verification using SystemC-AMS extensions: Application to an automotive ECU
Neue Methoden zur System-Level-Verifikation mittels einer SystemC-AMS-Erweiterung: Anwendung für eine elektronische Steuerungseinheit für Automobile
2009
10 Seiten, 8 Bilder, 1 Tabelle, 19 Quellen
Aufsatz (Konferenz)
Englisch
Automotive Electric System Level Design Methodologies with SystemC
British Library Conference Proceedings | 2012
|Automotive Electric System Level Design Methodologies with SystemC
SAE Technical Papers | 2012
|Automotive electric system level design methodologies with SystemC
Kraftfahrwesen | 2012
|High Level System-on-Chip Design using UML and SystemC
IEEE | 2007
|