This paper presents a method for the compact modeling, simulation and experimental verification of digital protection functions of smart power switches consisting of a digital controller and a power MOSFET with analog driving circuitry. We focus on short circuit events in an automotive environment where high power dissipation and thermal stress severely affect device reliability. For accurate temperature calculation, a non-linear thermal network including coupling between power transistor channels is used. A digital strategy for over current limitation, short circuit detection and over-temperature shutdown is modeled using SystemC-AMS and verified experimentally using a hardware-in-the-loop system.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    System level modeling of smart power switches using SystemC-AMS for digital protection concept verification


    Beteiligte:
    Kreuter, H.P. (Autor:in) / Kosel, V. (Autor:in) / Glavanovics, M. (Autor:in) / Illing, R. (Autor:in)


    Erscheinungsdatum :

    2009


    Format / Umfang :

    6 Seiten, 12 Quellen




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch





    High Level System-on-Chip Design using UML and SystemC

    Correa, Blanca Alicia / Eusse, Juan Fernando / Munera, Danny et al. | IEEE | 2007


    Automotive Electric System Level Design Methodologies with SystemC

    Ishihara, Hideaki / Yamamoto, Hirofumi / Uesugi, Hiroshi et al. | SAE Technical Papers | 2012


    Automotive electric system level design methodologies with SystemC

    Ishihara,H. / Sugiyama,N. / Rinnai,M. et al. | Kraftfahrwesen | 2012


    Automotive Electric System Level Design Methodologies with SystemC

    Ishihara, H. / Sugiyama, N. / Rinnai, M. et al. | British Library Conference Proceedings | 2012